A Design Algorithm for Sequential Circuits Using LUT Rings
نویسندگان
چکیده
This paper shows a design method for a sequential circuit by using a Look-Up Table (LUT) ring. An LUT ring consists of memories, a programmable interconnection network, a feed-back register, an output register, and a control circuit. It sequentially emulates an LUT cascade that represents the state transition functions and the output functions. We present two algorithms for synthesizing a sequential circuit by an LUT ring: The first one partitions the outputs into groups, and realize them by LUT cascades. The second one reduces the evaluation time by using unused memories. We also compare the LUT ring with other methods to realize sequential circuits.
منابع مشابه
Design and Test of New Robust QCA Sequential Circuits
One of the several promising new technologies for computing at nano-scale is quantum-dot cellular automata (QCA). In this paper, new designs for different QCA sequential circuits are presented. Using an efficient QCA D flip-flop (DFF) architecture, a 5-bit counter, a novel single edge generator (SEG) and a divide-by-2 counter are implemented. Also, some types of oscillators, a new edge-t...
متن کاملAn Improved Algorithm for Performance Optimal Technology Mapping with Retiming in LUT-Based FPGA Design
The FPGA technology mapping and synthesis problem for combinational circuits has been well studied. But for sequential circuits, most of the previous synthesis and mapping algorithms assume that the positions of ippops are xed and synthesize each combinational block independently. Retiming is a technique to reduce the clock period by repositioning ippops LeSa91]. With retiming, the previous map...
متن کاملPeak Dynamic Power Estimation of FPGA-mapped Digital Designs
The Peak Dynamic Power Estimation (PDPE) problem involves finding input vector pairs that cause maximum power dissipation (maximum toggles) in circuits. The PDPE problem is essential for analyzing the reliability and performance of digital circuits prior to fabrication. This paper proposes a methodology for solving the PDPE problem on circuits mapped onto Field Programmable Gate Arrays (FPGAs)....
متن کاملDesigning digital circuits for FPGAs using parallel genetic algorithms (WIP)
Multicore processors are becoming common whereas current genetic algorithm-based implementation techniques for synthesizing Field Programmable Gate Array (FPGA) circuits do not fully exploit this hardware trend. Genetic Algorithm (GA) based techniques are known to optimize multiple objectives, and automate the process of digital circuit design. In this paper, parallel GA algorithms are proposed...
متن کاملAn Improved Algorithm for Performance Optimal Technology Mapping with Retiming in LUT-Based FPGA Desig
A novel algorithm, named SeqMapII, of technology mapping with retiming for optimal clock period for K-LUT based FPGAs was recently proposed by Pan and Liu 13]. The time complexity of their algorithm, however , is O(K 3 n 4 log(Kn 2) logn) for sequential circuits with n gates, which is too high for medium and large size designs in practice. In this paper, we present three strategies to improve t...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEICE Transactions
دوره 88-A شماره
صفحات -
تاریخ انتشار 2005